PENDING CLAIMS

This listing of claims will replace all prior versions and listings of claims in the application.

Please amend claims 1-3 as shown.

- 1. (Currently amended) A semiconductor die comprising:
 - a substrate device level comprising substrate transistors, the substrate transistors having a substrate pitch, some portion of each of the substrate transistors formed in a monocrystalline substrate; and
 - a first above-substrate device level formed above the substrate device level, the first above-substrate device level <u>comprising first above-substrate devices</u> having a first above-substrate pitch, wherein the first above-substrate pitch is smaller than the substrate pitch.
- (Currently amended) The semiconductor die of claim 1 wherein the <u>first above-substrate</u> <u>devices of the first above-substrate</u> device level comprises a first plurality of memory cells, the memory cells at the first above-substrate pitch.
- (Currently amended) The semiconductor die of claim 2 wherein the <u>substrate transistors of</u> the <u>substrate device level comprises driver circuitry</u>.
- (Original) The semiconductor die of claim 3 wherein the first above-substrate device level comprises;
 - a first area, said first area comprising portions of the first plurality of memory cells, the memory cells having the first above-substrate pitch; and
 - a second area, said second area having a fan-out pitch, wherein said fan-out pitch is larger than the first above-substrate pitch.
- (Original) The semiconductor die of claim 4 wherein the first area comprises a plurality of substantially parallel, substantially coplanar rails.

- (Original) The semiconductor die of claim 5 wherein photolithography processes are
 optimized to minimize the first above-substrate pitch of the plurality of rails in the first area.
- (Original) The semiconductor die of claim 6 wherein the plurality of rails is patterned using off-axis illumination.
- (Original) The semiconductor die of claim 7 wherein the plurality of rails is patterned using a dipole illumination aperture.

9. (Cancelled)

- 10. (Original) The semiconductor die of claim 5 further comprising a second above-substrate device level formed over the first above-substrate device level, the second above-substrate device level having a second above-substrate pitch, wherein the second above-substrate pitch is smaller than the substrate pitch.
- 11. (Original) The semiconductor die of claim 5 wherein the rails comprise a first plurality of memory lines electrically connected to a first plurality of vertical interconnects at a first end and a second plurality of memory lines electrically connected to a second plurality of vertical interconnects at a second end opposite the first end, the first and second pluralities interleaved.
- 12. (Original) The semiconductor die of claim 2 wherein the plurality of memory cells form part of a monolithic three dimensional memory array.
- 13. (Original) The semiconductor die of claim 12 wherein the memory array comprises segmented bit lines and global bit lines, wherein two segmented bit lines share a vertical connection to an associated global bit line.

14. (Cancelled)

- 15. (Original) The semiconductor die of claim 2 wherein the memory cells are passive element memory cells.
- (Previously amended) The semiconductor die of claim 15 wherein the memory cells are antifuse-diode cells
- 17. (Original) The semiconductor die of claim 2 wherein the memory cells are thin film transistors having a charge-storage dielectric.
- (Original) The semiconductor die of claim 17 wherein the memory cells are arranged in series-connected NAND strings.
- 19.-57. (Withdrawn)